Appln. No.: National Stage of PCT/JP2005/008461

**AMENDMENTS TO THE CLAIMS** 

This listing of claims will replace all prior versions and listings of claims in the

application:

LISTING OF CLAIMS:

1. - 36. (canceled)

37. (new): A n-type group III nitride semiconductor layered structure comprising a

substrate and, stacked on the substrate, an n-type impurity concentration periodic variation layer

comprising an n-type impurity atom higher concentration layer and an n-type impurity atom

lower concentration layer, said n-type impurity atom being Ge, pits being provided on a surface

of the higher concentration layer (a surface remote from the substrate), and said lower

concentration layer being stacked on said higher concentration layer, wherein the higher

concentration layer and the lower concentration layer are provided in an alternate and periodic

manner and the repetition number of said higher concentration layer and said lower

concentration layer is 10 to 1000.

38. (new): The n-type group III nitride semiconductor layered structure according to

claim 37, wherein the number of pits formed is in the range of 1 x  $10^5$ /cm<sup>2</sup> to 1 x  $10^{10}$ / cm<sup>2</sup>.

2

Appln. No.: National Stage of PCT/JP2005/008461

39. (new): The n-type group III nitride semiconductor layered structure according to claim 37, wherein the flatness (Ra) of the surface of the lower concentration layer (a surface remote from the substrate) is not more m 10 angstroms.

40. (new): The n-type group III nitride semiconductor layered structure according to claim 37, wherein the thickness of the higher concentration layer and the thickness of the lower concentration layer each are 0.5 to 500 nm.

41. (new): The n-type group III nitride semiconductor layered structure according to claim 37, wherein the thickness of the lower concentration layer is equal to or larger than the thickness of the higher concentration layer.

42. (new): The n-type group III nitride semiconductor layered structure according to claim 37, wherein the thickness of the n-type impurity concentration periodic variation layer is 0.1 to  $10~\mu m$ .

43. (new): The n-type group III nitride semiconductor layered structure according to claim 37, wherein the concentration of the n-type impurity in the higher concentration layer is 5  $\times$  10<sup>17</sup> to 5  $\times$  10<sup>19</sup> cm<sup>-3</sup>.

44. (new): The n-type group III nitride semiconductor layered structure according to claim 37, wherein the concentration of the n-type impurity in the lower concentration layer is lower than the concentration of the n-type impurity in the higher concentration layer and is not more than  $2 \times 10^{19}$  cm<sup>-3</sup>.

45. (new): The n-type group III nitride semiconductor layered structure according to claim 44, wherein the n-type impurity is not intentionally doped into the lower concentration layer.

46. (new): The n-type group III nitride semiconductor layered structure according to claim 37, which comprises a base layer, having a lower carrier concentration than the n-type impurity concentration periodic variation layer, between said substrate and said n-type impurity concentration periodic variation layer.

47. (new): The n-type group III nitride semiconductor layered structure according to claim 46, wherein said base layer contains an n-type impurity as a dopant and the concentration of the n-type impurity is not more than  $5 \times 10^{18}$  cm<sup>-3</sup>.

48. (new): The n-type group III nitride semiconductor layered structure according to claim 47, wherein said base layer is undoped.

Appln. No.: National Stage of PCT/JP2005/008461

49. (new): The n-type group III nitride semiconductor layered structure according to claim 46, wherein the thickness of the base layer is not less than 1 µm and not than 20 µm.

50. (new): The n-type group III nitride semiconductor layered structure according to claim 49, wherein the thickness of the base layer is not less than 5 µm and not more than 15 µm.

51. (new): The n-type group III nitride semiconductor layered structure according to claim 46, wherein the carrier concentration of the base layer is not more than  $5 \times 10^{17}$  cm<sup>-3</sup>.

52. (new): The n-type group III nitride semiconductor layered structure according to claim 37, wherein the plane direction of the surface of the substrate is slightly inclined with respect to the just direction.

53. (new): The n-type group III nitride semiconductor layered structure according to claim 52, wherein the plane direction of the surface of the substrate is inclined by 0.05 to 0.6 degree with respect to the just direction.

54. (new): The n-type group III nitride semiconductor layered structure according to claim 52 wherein said substrate is selected from the group consisting of oxide single crystal materials such as sapphire (α-Al<sub>2</sub>O<sub>3</sub> single crystal), zinc oxide (ZnO), and gallium lithium oxide (LiGaO<sub>2</sub>), group IV semiconductor single crystals including silicon (Si) single crystals (silicon)

Appln. No.: National Stage of PCT/JP2005/008461

and cubic or hexagonal silicon carbide (SiC), and group III-V compound semiconductor single

crystals including gallium phosphide (GaP), gallium arsenide (GaAs), and gallium nitride (GaN).

55. (new): A process for producing a n-type group III nitride semiconductor layered

structure according to claim 37, wherein each of said n-type impurity atom higher concentration

layer and said n-type impurity atom lower concentration layer is stacked so that, in addition to

the concentration of the n-type impurity to be doped, conditions for growth within a reactor are

also differentiated.

56. (new): The process according to claim 55 wherein conditions for growth of the lower

concentration layer are differentiated from conditions for growth of the higher concentration

layer so that two-dimensional growth of the layer is accelerated during the growth of the lower

concentration layer.

57. (new): The process according to claim 55, wherein the lower concentration layer is

grown at a temperature different from the temperature at which the higher concentration layer is

grown.

58. (new): The process according to claim 57, wherein the lower concentration layer is

grown at a temperature above the temperature at which the higher concentration layer is grown.

6

Appln. No.: National Stage of PCT/JP2005/008461

59. (new): The process according to claim 55, wherein the lower concentration layer is grown at a pressure different from the pressure at which the higher concentration layer is grown.

60. (new): The process according to claim 59, wherein the lower concentration layer is grown at a pressure lower than the pressure at which the higher concentration layer is grown

61. (new): The process according to claim 55, wherein the carrier gas flow rate in the growth of the lower concentration layer is different from the carrier gas flow rate in the growth of the higher concentration layer.

62. (new): The process according to claim 61, wherein the carrier gas flow rate in the growth of the lower concentration layer is higher than the carrier gas flow rate in the growth of the higher concentration layer.

63. (new): The process according to claim 55, wherein the growth speed of the lower concentration layer is different from the growth speed of the higher concentration layer.

64. (new): The process according to claim 63, wherein the growth speed of the lower concentration layer is lower than the growth speed of the higher concentration layer.

Appln. No.: National Stage of PCT/JP2005/008461

65. (new): The process according to claim 55, wherein the nitrogen/III ratio in the growth of the lower concentration layer is different from the nitrogen/III ratio in the growth of the higher concentration layer.

66. (new): The process according to claim 65, wherein the nitrogen/III ratio in the growth of the lower concentration layer is lower than the nitrogen/III ratio in the growth of the n-type impurity atom higher concentration layer.

67. (new): A group III nitride semiconductor light-emitting device comprising a light-emitting layer composed of a group III nitride semiconductor provided on the substrate, wherein the n-type group III nitride semiconductor layered structure according to claim 37 is provided between the substrate and the light-emitting layer.

68. (new): The n-type group III nitride semiconductor layered structure according to claim 53 wherein said substrate is selected from the group consisting of oxide single crystal materials such as sapphire (α-Al<sub>2</sub>O<sub>3</sub> single crystal), zinc oxide (ZnO), and gallium lithium oxide (LiGaO<sub>2</sub>), group IV semiconductor single crystals including silicon (Si) single crystals (silicon) and cubic or hexagonal silicon carbide (SiC), and group III-V compound semiconductor single crystals including gallium phosphide (GaP), gallium arsenide (GaAs), and gallium nitride (GaN).